

Benchmarking the Benchmarks

by Daniel M. Pressel and Jelani Clay

ARL-TR-2805 September 2002

Approved for public release; distribution is unlimited.

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.

Army Research Laboratory

Aberdeen Proving Ground, MD 21005-5067

ARL-TR-2805

September 2002

Benchmarking the Benchmarks

Daniel M. Pressel
Computational and Information Sciences Directorate, ARL

Jelani Clay
Prairie View A & M University

Approved for public release; distribution is unlimited.

Abstract

Benchmarks can be useful in estimating the performance of a computer system when it is not possible or practical to test out the new system with an actual workload. In the field of high performance computing, some common benchmarks are the various versions of Linpack, the various versions of the Numerical Aerospace Simulation Systems Division of NASA Ames Research Center (NAS) benchmarks, and the STREAMS benchmark, as well as older and less frequently referenced benchmarks such as the Livermore Loops. There are also those who recommend estimating the performance based solely on the peak speed of the computer systems. Unfortunately, the per processor levels of performance measured using these benchmarks can vary by 1 to 2 orders of magnitude for the same system. Therefore, one has to ask, which benchmark(s) should we be looking at? This report attempts to answer that question by comparing the measured performance for a variety of real world codes to the measured performance of the standard benchmarks when run of systems of interest to the Department of Defense (DOD) High Performance Computing Modernization Program.

Acknowledgments

This work was made possible through a grant of computer time from the Department of Defense (DOD) High Performance Computing Modernization Program (HPCMP).

The author would like to thank the following for their assistance in this effort:

- Dr. N. Radhakrishnan, Dr. Andrew Mark, Emma Grove, and the entire U.S. Army Research Laboratory (ARL)-Major Shared Resource Center (MSRC) Programming Environmental and Training (PET) office for their involvement with the intern program,
- Jerry Clarke and Dixie Hisley, of ARL, for their assistance mentoring Mr. Clay,
- Marek Behr, Rice University; Shirley Moore, University of Tennessee; Sirpa Saarinen, National Center for Supercomputing Application at the University of Illinois/Urbana-Champaign; A. Snavely, San Diego Supercomputer Center, University of California at San Diego; J. M. Levesque, IBM ACTC; P. Satya-narayana, Raytheon Systems Co.; and Steve Schraml and Csaba Zoltani (ARL) for their helpful communications,
- Kirk Kern of Silicon Graphics Inc. (SGI) for supplying benchmark results for the Origin 2000 and Origin 3000, and
- Susan Sassaman of Business Plus Corp. (BPC) for editorial services on this report.

Contents

Acl	knowledgments	iii
Lis	t of Figures	vii
Lis	t of Tables	ix
1.	Introduction	1
2.	Methodology	2
3.	Observations and Results	5
4.	Conclusions	6
5.	References	21
Gl	ossary	27
Re	port Documentation Page	29

List of Figures

Figure 1. Comparison of commonly used HPC benchmarks (100-200 processors).	7
Figure 2. Comparison of commonly used HPC benchmarks (>200 processors).	8
Figure 3. Comparison of commonly used HPC benchmarks (1–16 processors).	8
Figure 4. Performance results for a wide range of real world codes (<100 processors).	9
Figure 5. Performance results for a wide range of real world codes (100–200 processors).	9
Figure 6. Performance results for a wide range of real world codes (>200 processors).	10
Figure 7. Comparison of commonly used HPC benchmarks to real world codes (<100 processors)	10
Figure 8. Comparison of commonly used HPC benchmarks to real world codes (100–200 processors)	11
Figure 9. Comparison of commonly used HPC benchmarks to real world codes (>200 processors)	11

List of Tables

Table 1. The performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks	12
Table 2. The serial performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks	13
Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes.	14
Table 4. A comparison of benchmark results to reported performance levels for real world codes for commonly used systems within the DOD HPCMP.	20

1. Introduction

During the summer of the year 2000, as part of his student internship at the **ARL-MSRC**,* Jelani Clay, under the supervision of Daniel M. Pressel, investigated the following question: Which, if any, of the industry standard benchmarks adequately predict the performance of real world codes on systems of interest to the **DOD HPCMP**? Several benchmarks have been proposed for this purpose, including the following:

- the theoretical peak performance of the system,
- the current SPEC benchmarks,
- · one or more of the Linpack family of benchmarks,
- the Livermore Loops,
- the STREAMS benchmark, and
- some of the NAS family of benchmarks.

We concluded that the SPEC benchmarks were primarily single-processor benchmarks aimed at workstation class systems and therefore deleted them from our list. Micro benchmarks that seemed to be aimed at measuring the performance of a specific feature of the architecture were deleted. This included benchmarks for FFTs, Matrix Multiply, various cache benchmarks, etc. It was also felt that the Livermore Loops were generally considered to be obsolete and rarely reported anymore. The final selection included the following benchmarks and datasets:

- · the theoretical peak performance of the system,
- the Linpack Benchmark-Parallel when the data was available, supplemented with results for the Linpack N=1000 benchmark,
- the STREAMS benchmark, and
- the NAS NPB 2 benchmarks for the class B data set (BT, CG, LU, and SP), supplemented with results for the class A data set.

Following this, a search of conference papers and websites related to high performance computing was undertaken with the goal of finding published performance results for as wide a range of programs as possible. Unfortunately, this required us to be able to determine as precisely as possible the following three things:

^{*} Definitions for boldface text can be found in the Glossary.

- (1) What system was being used (e.g., simply knowing that the system was an SGI Origin 2000 with a R10000 processor or an IBM SP with a P2SC processor was not sufficient if we did not know the processor speed)?
- (2) How many processors were used?
- (3) What was the performance in MFLOPS per processor or some other unit that could readily be converted to this unit?

The problem was that many other excellent papers were missing one or more of these numbers. In rare instances, sufficient information existed from other sources that we were able to fill in the blanks. However, in an unfortunately large number of cases, we had to discontinue our search and proceed with our research.

After analyzing all of the data that was collected, we arrived at the following conclusions:

- (1) The peak speed of the system is a particularly bad predictor of system performance.
- (2) The Linpack benchmarks closely track the peak system speed and therefore suffer from the same failing.
- (3) The STREAMS benchmark is primarily a serial benchmark and says very little about the scalability of the system. It also tends to underpredict the performance of single-processor runs.
- (4) The NAS benchmarks support several data sets (classes A-small, B-medium, C-large, and W-"workstation") and come in four main flavors (NPB 1-pencil and paper, NPB 2-MPI, and experimental versions based on HPF and OpenMP). The NPB 2 results produce a range of performance numbers which seem to correspond closely with the performance results seen by many real world codes.

2. Methodology

The ideal methodology is to determine which systems are located at the major sites of interest (e.g., systems located at the MSRCs and the larger DCs) to the target audience (e.g., the Users Group for the DOD HPCMP). Next, one must try to determine which benchmarks are the most relevant to the problem domain in question. In the case of this report, the problem domain is HPC applications—particularly those applications that are routinely run using at least 100 processors for a single job. As such, we investigated a large number of commonly referenced benchmarks and found:

- The TPC benchmarks are heavily oriented towards database and not HPC applications and are therefore not relevant to this study.
- The SPEC benchmarks are relatively small serial benchmarks aimed at the desktop/deskside market and, again, lacked relevancy.
- Benchmarks such as Dhrystone and Whetstone are obsolete and rarely mentioned anymore. Furthermore, they were designed to measure the total instruction execution rate, not just the floating point execution rate, on single processor departmental servers circa 1980s.
- Benchmarks such as the four "FLOPS" benchmarks maintained by Alfred Aburto of the Naval Ocean Systems Center, San Diego, CA, are slightly better in that they only deal with floating point operations. However, they still fail to address the need for a parallel benchmark for HPC applications.
- Similarly, we felt that benchmarks based on narrowly defined computational kernels (e.g., matrix multiply or FFTs) were too narrow in scope to be used to benchmark an entire machine.
- Micro benchmarks (e.g., those designed to investigate the caches) can be quite useful, but not for this study.
- Livermore Loops looked more promising, but they were found to be dated and rarely referenced in recent literature.

Therefore, we settled on the following set of benchmarks:

- the theoretical peak performance of the system,
- the Linpack Benchmark-Parallel when the data was available, supplemented with results for the Linpack N=1000 benchmark,
- the STREAMS benchmark, and
- the NAS NPB 2 benchmarks for the class B data set (BT, CG, LU, and SP), supplemented with results for the class A data set.

We then proceeded to collect the necessary data. Where data are missing, one might consider personally performing the runs. We chose not to take this approach and instead have attempted to estimate the missing data points using the following approaches:

- When Linpack-Parallel results were not readily available, we attempted to use Linpack N=1000 results. If neither were available, but results from a similar system from the same vendor (e.g., IBM P2SC 120 MHz is similar to the IBM P2SC 135 MHz) were available, then the results from the similar system were used, with the performance scaled based on the clock rates.
- When NAS NPB 2 results for the class B data set were not available, results for the class A data set were used.

- Once the NPB 2 data set was selected, if results for a run using the correct number of processors could not be found, then results for the closest number of processors reported were used. In some cases, this was 1. This could have potentially presented a serious problem when comparing this result to runs involving out to 100 or more processors. Fortunately, in the case of the SUN HPC 10000, we were able to substitute results for the OpenMP version of this benchmark. Hopefully, this will make for more realistic comparisons.
- Again, it was sometimes necessary to extrapolate results from measured systems to similar systems where the data was missing. The most questionable use of this approach involved the four IBM SP systems with Power 3 processors. Fortunately, as these systems have matured, additional benchmark results have become available.
- For the STREAM benchmark, it was generally possible to obtain single processor runs. When this was not the case, and keeping in mind that this benchmark was designed to primarily measure the performance of the memory system and not the processor, we used results for a similar system without any scaling. Even so, in the case of the IBM SP with Power 3 processors, this may not have been very accurate due to the significant differences in architecture of the memory systems for the different types of nodes. Another issue was that for any SMP or system with SMP nodes, running a job on a single processor with the other processors in the system/node idle would overstate the available memory bandwidth on a per-processor basis and therefore skew the results to some extent.

Once we had the benchmark numbers, those that were not already in MFLOPS/processor terms were converted to that format. For the NAS benchmarks, we attempted to collect the results for two ranges of processor counts—100-200 processors and more than 200 processors. Some systems either didn't go that large or had not been benchmarked for the larger configurations. In those cases, we had to extrapolate the data as was previously mentioned.

The results for the real world codes were collected from a variety of sources, including conference proceedings and runs done by employees of ARL. These numbers were then grouped into three groups, depending on the processor counts—1–99 processors, 100–200 processors, and more than 200 processors. Again, the results were expressed in terms of MFLOPS/processor. No attempt was made to extrapolate results to systems/system configurations where data was missing. In many cases, it was clear that the researchers had not continued to higher processor counts either because they had run out of processors and/or because their jobs were no longer scaling well. In either case, extrapolating the results did not seem to be worthwhile.

3. Observations and Results

Figures 1 and 2 and Table 1 compare the benchmark data with the peak speed of the processors. The Linpack results closely track the peak system speed, although they have the added benefit of tracking the scalability of the system for certain classes of codes. Even so, they tend to overpredict the performance in a similar fashion to using the peak speed. In general, the NAS and STREAM benchmark results were significantly slower than the Linpack benchmark results.*

When comparing the NAS and STREAM benchmark results, it was not clear how much of a difference there was between the results for these two sets of benchmarks. Therefore, we constructed Figure 3 and Table 2 to compare the single processor performance of the NAS benchmarks to the results for the STREAM benchmarks. One complication in compiling this data is that due to memory constraints, most vendors did not report single processor runs for the NAS benchmarks. Therefore, we had to use the runs done with the smallest number of processors, in the 1–16 processor range. From this, the following two things became clear:

- (1) The single processor performance for the NAS benchmarks was, in general, significantly greater than what the STREAM benchmark was predicting.
- (2) By comparing the data from Table 1 (Figures 1 and 2) with the data from Table 2 (Figure 3) for the NAS benchmarks, one can clearly see the importance of taking the system interconnect into consideration. One problem with this was that each code would interact with the system interconnect in its own way, making it difficult to offer sweeping generalizations. For this reason, we decided not to pursue the STREAM benchmark further. Additionally, the importance of separating out the benchmark runs and real world runs into groups based on the number of processors being used became all too clear.†

^{*} The NAS benchmarks support several data sets (classes A—small, B—medium, C—large, and W—"workstation") and come in four main flavors (NPB 1—pencil and paper, NPB 2—MPI, and experimental versions based on HPF and OpenMP). We found that the NPB 1 results were usually significantly faster than the NPB 2 results and probably should be considered to be overly optimistic for most real world codes. Results for HPF and OpenMP were not generally available for most systems and therefore were not analyzed. The NPB 2 results produce a range of performance numbers that seem to correspond closely with the performance results seen by many real world codes. The main drawback to using the NPB 2 results is the difficulty of obtaining numbers for new systems, since the NAS group at NASA Ames has not recently posted new results to their website.

[†] If the reader compares the relative values for the NAS CG and the STREAM benchmark results, one will see that the CG benchmark performs much better when using only a few processors (on a per processor basis), while the STREAM benchmark is virtually unaffected by the number of processors used. Therefore, when looking for a reasonable lower bound on the performance of parallel jobs, the NAS CG benchmark looks like it will be a better choice.

Figures 4-7 and Table 3 contain our results from mining the web and a variety of conference proceedings for results involving real world codes. One can easily see that for many of the systems a wide range of performance was reported (e.g., one order of magnitude). To simplify the comparison, the benchmark results and the results for real world codes were expressed in terms of ranges of performance, with these numbers appearing in Figures 7-9 and Table 4. This allowed us to clearly see that in many cases, the Linpack results significantly overstated the performance that one was likely to achieve with real world codes on modern HPC systems. Even so, a small number of extremely well-tuned codes exhibited levels of performance that were comparable to those reported for the Linpack benchmark. In most cases, the results for the NAS benchmarks as a group were a better predictor. Unfortunately, without a more specific knowledge of the algorithms involved in the real world codes, it was difficult to be more precise as to what level of performance any single code would exhibit. Even then, the results clearly indicated that differences between two data sets of fixed size could affect the scalability and performance of the same code on the same system. There was also the additional complication of how much time, effort, and skill the author of a real world code could contribute when writing or porting a program.

4. Conclusions

When looking at the NAS NPB 2 benchmarks (BT, CG, LU, and SP) as a group, their range of performance on a particular system of a particular size range seems to be a good predictor of performance by well-tuned real world codes on the same system. In most cases, this metric will be a better choice than using either the STREAM or the Linpack benchmarks. We believe that the class B data set for the NPB 2 benchmarks is, in general, the best choice; although for smaller system sizes, class A may also be appropriate. Similarly, for larger system sizes, the rarely reported class C data set may be a better choice.

There were two major problems in carrying out this study:

- (1) People have stopped reporting the NAS benchmarks and in some cases, the STREAM and/or Linpack benchmarks, for new systems. We recommend that efforts be made to measure and publicly disseminate the performance numbers for these benchmarks for as wide a range of systems/system configurations as is practical.
- (2) Even when the author of a paper is primarily interested in the science aspect and not the performance when measured in MFLOPS, it would still be helpful to have such numbers reported.

It is also important to note that this study has some important limitations. Topping the list is the question of input/output. We feel that input/output is a sufficiently complicated issue that is best left to another study. The same holds true for issues such as usability and system stability. The results for the MIMD version of the F3D code demonstrate that if one attempts to implement a very fine grained level of parallelism using MPI and an MPP with a moderate-to-large message latency, the performance will suffer to the point that none of the benchmarks will accurately predict the level of performance. It is best if one can avoid fine grained levels of parallelism whenever possible. When that is not possible, the use of OpenMP on a shared memory platform or a low-latency message-passing library such as SHMEM on an MPP with a relatively low-message latency are better choices.




Figure 1. Comparison of commonly used HPC benchmarks (100–200 processors).




Figure 2. Comparison of commonly used HPC benchmarks (>200 processors).




Figure 3. Comparison of commonly used HPC benchmarks (1–16 processors).




Figure 4. Performance results for a wide range of real world codes (<100 processors).




Figure 5. Performance results for a wide range of real world codes (100–200 processors).




Figure 6. Performance results for a wide range of real world codes (>200 processors).




Figure 7. Comparison of commonly used HPC benchmarks to real world codes (<100 processors).




Figure 8. Comparison of commonly used HPC benchmarks to real world codes (100–200 processors).




Figure 9. Comparison of commonly used HPC benchmarks to real world codes (>200 processors).

Table 1. The performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks.

	Stream Triad 1	Friad 1	Linpack Parallel per	rallel per				Ž	NAS Class B per Processor (MFLOPS)	per Pr OPS)	Ocesso				Peak per
System Type	Processor	ssor	Processor	sor		100	100-200 Processors	ossaoo.	ırs		>2(>200 Processors	cessor	8	Processor
	(MFLOPS)	Reference	(MFLOPS)	Reference	BT	CG	ΓΩ	ďS	Reference	BT	S	LU	SP	Reference	(MFLOPS)
Compaq SC-667	111.5	[1]	1015	[2]	188	86	281	140	[2]' [32]'	188	86	281	140	[5], [37]	1334
									est.					est.	
Cray T3E-900	47.3	[1]	632	[2]	51	15	09	39	[4]	20	11	32	35	[4]	006
Cray T3E-1200	46.5	[1]	776	[2]	99	12	72	49	[4], est.	99	12	72	67	[4], est.	1200
HPTi ACL-667	64.8	[1], est.	1015	[2], est.	194	98	158	147	[5], est.	194	86	158	147	[5], est.	1334
IBM SP P2SC-120	65.6	[1]	338	[2]	66	17	80	62	[4], est.	93	10	8	62	[4], est.	480
IBM SP P2SC-135	65.6	[1], est.	440	[3]	16	19	82	22	[4], est.	78	12	89	46	[4], est.	540
IBM SP P2SC-160	65.6	[1], est.	447	[2]	108	23	62	89	[7]	92	14	8	55	[4]	049
IBM SP P3-HIGH-222	51.2	[1]	560	[2]	118	23	123	20	[6], est.	100	11	103	20	[6], est.	888
IBM SP P3-HIGH-375	51.2	[1], est.	1023	[2]	149	19	150	84	[98] '[9]	161	19	150	99	[9], [36]	1500
									est.					est.	
IBM SP P3-THIN-200	51.2	[1], est.	576	[2]	106	21	111	63	[9]	90	10	93	45	[9]	800
IBM SP P3-THIN-375	51.2	[1], est.	1106	[2]	149	23	205	84	[9]	161	11	162	99	[9]	1500
SGI O2K-195	26.4	[1]	322	[2]	43	7	39	24	[7], est.	43	7	39	24	[7], est.	390
SGI O2K-250	29.8	[1]	412	[2]	2/9	13	60	42	[8]	9/	13	09	42	[8], est.	500
SGI O2K-300	32.3	Ξ	498	[2]	122	29	86	74	[38], [38],	122	29	86	74	[38], est.	009
									est.						
SGI O3K-400	32.8	[1]	683	[38]	143	20	208	151	[38], est.	143	20	208	151	[38], est.	800
SUN HPC10000-400	24.7	Ξ	713	[2]	4	15	96	45	[35], est.	94	15	90	45	[35], est.	800

Table 2. The serial performance of commonly used systems within the DOD HPCMP on commonly referenced benchmarks.

Peak per	Processor	(MFLOPS)	1334	006	1200	1334	480	540	640	888	1500	800	1500	390	500	909	800	800
		Reference	[5], [37], est.	[4]	[4]	[5], est.	[4], est.	[4], est.	[4]	[11], [12], est.	[6], [36], est.	[9]	[9]	[4]	[7], [8]	[2], [9]	[38]	[35], est.
Processor S)	SOrs	SP	150	44	50	147	72	78	92	95	98	84	98	42	89	69	122	64
NAS Class B per Processor (MFLOPS)	1-16 Processors	ΓΩ	250	99	62	158	26	109	129	78	288	96	224	92	85	88	224	106
NAS		SS	120	11	10	86	23	26	31	2.2	26	44	45	39	38	44	69	15
		BT	150	58	29	194	104	111	131	116	22	108	22	22	26	72	130	118
	System Triad 1 Processor	Reference	[1]	[1]	[1]	[1], est.	[1]	[1], est.	[1], est.	[1]	[1], est.	[1], est.	[1], est.	[1]	[1]	[1]	[1]	[1]
	System Triac	(MFLOPS)	111.5	47.3	46.5	64.8	9:29	65.6	65.6	51.2	51.2	51.2	51.2	26.4	29.8	32.3	32.8	24.7
	System Type		Compaq SC-667	Cray T3E-900	Cray T3E-1200	HPTi ACL-667	IBM SP P2SC-120	IBM SP P2SC-135	IBM SP P2SC-160	IBM SP P3-HIGH-222	IBM SP P3-HIGH-375	IBM SP P3-THIN-200	IBM SP P3-THIN-375	SGI O2K-195	SGI O2K-250	SGI O2K-300	SGI O3K-400	SUN HPC10000-400

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes.

																						_					_
	Reference			[36]	[31]	[16]	[16]	[17]	[19]	[20]	[20]	[24]	[22]	[22]	[22]	[30]	[40]	[20]	[14]	[28]	[31]	[16]	[45]	[23]	[23]	[23]	[49]
Performance per	Processor	(MFLOPS)		125	188	117	156	32	25	35	27	ĸ	32	42	130	72	80-100	72	89	36	195	25	95	16	45	22	48
Number of	Processors Used		processors	1 99	64	42	49	%	25	25	49	99	42	2	49	20	-	20	64	88	49	49	80	24	R	61	2
	CTA		Jobs using less than 100 processors	CWO	CWO	CCM	CCM	CWO	CCM	CWO	CWO	CWO	CWO	CWO	CED	CE)	CWO	CFD		CFD	CMO	CFD	CFD	CED	GĐ	GF)	CWO
	Program Name		Jot	CCM/MP-2D	MM5	Paratec	Paratec	Ocean/Wallcraft	NAMD	CCM/MP-2D	CCM/MP-2D	Ocean/Wallcraft	PCM	CCM3	FE-MIMD	Uncle	PSTSWM	SUBOFF	RIEMANN	F3D-MIMD	MM5	CG+Schwarz/Rich.	FUN3D	Overflow	Overflow	Overflow	MM5
	System Type			Compaq SC-667		Cray T3E-900													Cray T3E-1200		HPTI ACL-667	IBM SP P2SC-120		IBM SP P2SC-135			

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

			Number of	Performance per	
System Type	Program Name	CTA	Processors Used	Processor (ME)	Reference
	[2]	Color than 100 medacon	0.000000	(C TOTATION)	
	1	S using less utant 100	PIOCESSOIS	90	
IBM SP P2SC-160	Ocean/Wallcraft	CwC	09	08	[67]
	F3D-MIMD	CED	88	9	[28]
	SNOP	CFD	۰.	200	[21]
	reservoir	CFD	16	82	[52]
	MM5	CWO	64	26	[53]
	cocoa	CFD	24	19	[54]
IBM SP P3-HIGH-222	Ocean/Wallcraft	CWO	09	120	[25]
IBM SP P3-HIGH-375	CTH	CSM	1	259	[33]
	CTH	CSM	32	172	[33]
	СТН	CSM	64	142	[33]
	PSTSWM	CWO		250-500	[40]
	PSTSWM	CWO	16	250-500	[40]
IBM SP P3-THIN-200	MM5	CWO	64	78	[32]
	CCM/MP-2D	CWO	64	55	[36]
	PSTSWM	CWO	1-2	80–250	[40]
IBM SP P3-THIN-375	Ocean/Wallcraft	CMO	09	180	[25]
	MM5	CWO	64	141	[32]
	CTH	CSM	64	150	[33]
	CCM/MP-2D	CWO	64	100	[39]
	PSTSWM	CWO	-	200-500	[40]
	PSTSWM	CWO	4	175-500	[40]
SGI O2000-195	CG+Schwarz/Rich.	CFD	64	94	[16]
	Ocean/Wallcraft	CWO	16	43	[18]
	F3D-SMP	CFD	88	54	[28]
	F3D-SMP	CFD	88	92	[28]
	CFDSHIP-IOWA	CFD	52	41	[30]

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

			Number of	Performance per	
Gristom Trans	Drogram Name	۴	Processore I lead	Drocesor	Poforonce
addi i jar	r rogrami manne	CIA	Tipessons osen	(MFLOPS)	Marchane
		Jobs using less than 100 processors	0 processors		
SGI O2000-250	DFT	CCM	F99	100	[13]
	DFT	CCM	8	79	[13]
	DFT	CCM	75	63	[13]
	ZEUS	Œ	%	61	[15]
	CG+Schwarz/Rich.	CEO	25	106	[16]
	CG+Schwarz/Rich.	CFD	49	133	[16]
	NAMD	CED	98	101	[20]
	CCM/MP-2D	CWO	49	63	[21]
	CCM/MP-2D	CWO	64	26	[21]
	PCM	CWO	49	42	[56]
	CCM3	CWO	64	09	[56]
	PSTSWM	CWO	-	100-200	[40]
	PSTSWM	CWO	64	100-200	[40]
	quark	٠,	64	113	[52]
SGI O2000-300	Ocean/Wallcraft	CWO	09	110	[25]
	F3D-SMP	CE)	88	2/2	[27]
	F3D-SMP	GE)	88	113	[27]
	F3D-MIMD	Œ	88	20	[28]
	MIM5	CWO	49	137	[32]
	CIH	CSM	96	62	[33]
	Unstructured	CEO	49	23–32	[41]
	PAM-CRASH	CSM	32	102	[46]
	PAM-CRASH	CSM	64	98	[46]
SGI 03000-400	CIH	CSM	64	114	[32]
	PAM-CRASH	CSM	%	128	[46]
	MM5	CWO	64	218	[31]
	F3D-SMP	Œ	88	117	
	F3D-SMP	CFD	88	122	
SUN E10000-400	Ocean/Wallcraft	CWO	09	20	[22]
	F3D-SMP	CFD	64	58	[27]
	F3D-SMP	CEO	64	103	[27]
	CIH	CSM	64	61	[55]
2 * SUN E10000-400	CTH	CSM	96	50	[33]

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

																_												_
	Reference			[36]	[39]	[31]	[20]	[21]	[21]	[25]	[14]	[28]	[28]	[28]	[31]	[44]	[25]	[42]	[25]	[33]	[32]	[36]	[47]	[25]	[32]	[33]	[36]	[28]
Performance per	Processor	(MFLOPS)		100	120	174	62	29	27	20	69	30	68	44	176	82-115	20	205	100	115	89	45	400	170	133	140	75	29
Number of	Processors Used		0 processors	128	128	128	128	128	128	110	128	128	128	128	128	128	110	125	110	128	128	128	128	110	128	128	128	120
	CTA		Jobs using 100–200 processors	CWO	CWO	CWO	CCM	CWO	CWO	CWO		CEO	CEO	CFD	CWO	CEM	CWO	CEM	CWO	CSM	CWO	CWO	GENERAL	CWO	CWO	CSM	CWO	CFD
	Program Name			CCM/MP-2D	CCM/MP-2D	MM5	NAMD	CCM/MP-2D	CCM/MP-2D	Ocean/Wallcraft	RIEMANN	F3D-MIMD	FE-MIMD	F3D-MIMD	MM5	Maxwell	Ocean/Wallcraft	Lightning	Ocean/Wallcraft	CTH	MM5	CCM/MP-2D	WSSMP	Ocean/Wallcraft	MM5	CIH	CCM/MP-2D	F3D-SMP
	System Type			Compaq SC-667			Cray T3E-900				Cray T3E-1200				HPTI ACL-667	IBM SP P2SC-135	IBM SP P2SC-160		IBM SP P3-HIGH-222	IBM SP P3-HIGH-375	IBM SP P3-THIN-200			IBM SP P3-THIN-375				SGI O2000-195

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

								_	7					\neg	\neg																		
	Reference		[13]	[13]	[13]	[15]	[21]	[21]	[43]	[22]	[27]	[32]	[34]			[36]	[36]	[31]	[31]	[20]	[21]	[21]	[22]	[24]	[22]	[29]	[14]	[14]	[14]	[14]	[19]	[19]	[24]
Performance per	Processor (MFLOPS)		06	10	22	47	49	20	112	100	%	125	111	104		06	110	127	88	29	25	27	100	552	09	68	29	65	99	99	40	75	657
Number of	Processors Used	0 processors	128	135	100	192	128	128	128	110	124	120	128	128	n 200 processors	256	256	256	512	256	256	256	1024	512	240	1152	256	512	1024	1490	512	1024	1024
	CTA	Jobs using 100-200 processors	CCM	CCM	CCM	CFD	CWO	CWO	CFD	CWO	Œ	CWO	CSM	CFO	Jobs using more than 200 processors	CWO	CWO	CWO	CWO	CCM	CWO	CWO	Œ	CCM	CWO	CWO					CFD	CEO	MUZ
	Program Name		DFT	DFT	DFT	ZEUS	CCM/MP-2D	CCM/MP-2D	PPM	Ocean/Wallcraft	F3D-SMP	MM5	CIH	F3D-SMP		CCM/MP-2D	CCM/MP-2D	MM5	MM5	NAMD	CCM/MP-2D	CCM/MP-2D	Raleigh-Benard	Magnetism	Ocean/Wallcraft	Ocean/Wallcraft	RIEMANN	RIEMANN	RIEMANN	RIEMANN	FUN3D	FUN3D	Magnetism
	System Type		SGI O2000-250							SGI O2000-300			SGI 03000-400			Compaq SC-667	- I - I			Crav T3E-900							Crav T3E-1200						

Table 3. The performance of commonly used systems within the DOD HPCMP as reported for real world codes (continued).

Reference		[25]	[33]	[33]	[33]	[36]	[36]	[48]	[25]	[32]	[33]	[33]	[36]	[39]			[13]	[15]	[32]	[55]	[25]	[22]	[34]	[32]		
Performance per Processor (MFLOPS)		70	111	109	105	35	20	360	110	96	113	101	20	40	50	41	74	30	80	85	99	65	120	96	82	108
Number of Processors Used	1 200 processors	240	256	480	512	256	512	256	240	256	256	512	256	512	208	192	256	256	256	250	240	512	512	256	232	248
CTA	lobs using more than 200 processors	CWO	CSM	CSM	CSM	CWO	CWO	GENERAL	CWO	CWO	CSM	CSM	CWO	CWO	CFD	CFD	CCM	CFD	CFD	٠.	CWO	CWO	CFD	CSM	CFD	CFD
Program Name		Ocean/Wallcraft	CTH	CIH	CIH	CCM/MP-2D	CCM/MP-2D	WSSMP	Ocean/Wallcraft	MM5	CTH	CIH	CCM/MP-2D	CCM/MP-2D	F3D-SMP	F3D-SMP	DFT	ZEUS	Overflow-MLP	quark	Ocean/Wallcraft	Ocean/Wallcraft	Overflow-MLP	CTH	F3D-SMP	F3D-SMP
System Type		IBM SP P3-HIGH-222	IBM SP P3-HIGH-375			IBM SP P3-THIN-200			IBM SP P3-THIN-375						SGI O2000-195/250		SGI O2000-250				SGI O2000-300			SGI O3000-400		

Table 4. A comparison of benchmark results to reported performance levels for real world codes for commonly used systems within the DOD HPCMP.

	Linpack Parallel	NAS Class B per Processor (MFLOPS)	oer Processor OPS)	Peak per	Per Proc	Per Processor Performance Ranges for Production Codes	anges for
System Type	per Processor			Processor		(MFLOPS)	
	(MFLOFS)	Performance Range	Performance Range	(MFLOPS)	<100 Processors	100-200 Processors	>200 Processors
Compaq SC-667	1015	98–281	98–281	1334	125–188	100–174	88–127
Cray T3E-900	632	15-60	11–55	006	32–156	27–70	25–552
Cray T3E-1200	9//	12–72	12–72	1200	39-98	30-89	40-657
HPTi ACL-667	1015	98-194	98–194	1334	195	176	-
IBM SP P2SC-120	338	17–93	10–93	480	57–95	_	1
IBM SP P2SC-135	440	16-61	12–78	540	16–48	82–115	1
IBM SP P2SC-160	447	23–108	14-92	640	6-200	70–205	_
IBM SP P3-HIGH-222	260	23–123	11–103	888	120	100	70
IBM SP P3-HIGH-375	1023	19–150	19–161	1500	142–500	115	105-111
IBM SP P3-THIN-200	576	21–111	10–93	800	78–250	45-400	20-360
IBM SP P3-THIN-375	1106	23-205	11–162	1500	141–500	75-170	40-113
SGI O2K-195	322	7–43	7–43	068	41-94	29	41–50
SGI O2K-250	412	13–76	13–76	200	26–200	10-112	30-85
SGI O2K-300	498	31–122	31–122	009	20–137	96–125	65–120
SGI O3K-400	683	50-208	50–208	008	114-218	104-111	85–108
SUN HPC10000-400	713	15–94	15-94	800	50–103	1	1

Note: The data for this table is a summary of the data from Tables 1 and 3.

5. References

- 1. McCalpin, J. "Equivalent MFLOPS" table for the STREAM Benchmark. Published electronically at http://www.cs.virginia.edu/stream.
- 2. Dongara, J. "Linpack Benchmark-Parallel" table for the Linpack Benchmark. Published electronically at http://www.netlib.org.
- 3. Dongara, J. "Linpack Benchmark" table for the Linpack Benchmark (N=1000). Published electronically at http://www.netlib.org.
- 4. "Complete NPB 2 Data 11/17/97: Graphs and Tables." Published electronically at http://www.nas.nasa.gov/Software/NPB.
- 5. "NAS Serial Benchmark Performance" table for the NAS Benchmarks (class A data set). Published electronically at http://www.nersc.gov/research/FTG/pcp/performance.html.
- 6. Levesque, J. M. Personal communication. IBM Research, 12 December 2000.
- 7. Hisley, D., C. Zoltani, and P. Satya-narayana. Personal communication. U.S. Army Research Laboratory, Aberdeen Proving Ground, MD, and Raytheon, ARL-MSRC, 2000.
- 8. Saarinen, S. "Results of Some NAS Parallel Benchmarks on the NCSA Origin 2000–250 MHz (MPI)." Published electronically at http://archive.ncsa.uiuc.edu/Apps/Math/nas-irixse.html.
- 9. Zoltani, C. K., P. Satya-narayana, and D. Hisley. "Evaluating Performance of OpenMP and MPI on the SGI Origin 2000 With Benchmarks of Realistic Problem Sizes." ARL-TR-2324, U.S. Army Research Laboratory, Aberdeen Proving Ground, MD, September 2000.
- 10. Cappello, F., and D. Etiemble. "MPI versus MPI+OpenMP on the IBM SP for the NAS Benchmarks." Published in the proceedings for SC2000 and electronically at http://www.sc2000.org, 2000.
- 11. Barrios, M., S. Andersson, G. Hanot, J. Hague, F. Johston, et. al. "Scientific Applications in RS/6000 SP Environments." Published electronically at http://www.ibm.com, 1999.
- 12. "SGI Origin Scaling for Density Functional Theory." Published electronically at http://archive.ncsa.uiuc.edu/SCD/Perf/Tuning/mp-scale, 2000.

- 13. "Achievements in Scalability." Published electronically at http://archive.ncsa.uiuc.edu/SCD/Perf/Tuning/mp_scale/riemann/nex.html, 1999.
- 14. "Scaling Comparisons of ZEUS-MP on Four Architectures." Published electronically at http://archive.ncsa.uiuc.edu/SCD/Perf/Tuning/mp_scale/zeus, 1999.
- 15. "Preconditioned Conjugate Gradient With Schwarz Richardson Preconditioner." Published electronically at http://archive.ncsa.uiuc.edu/SCD/straka/PerfAnalysis/Comps/pcg2.html.
- 16. Pfrommer, B. "Paratec Performance." Published electronically at http://mithril.ncsa.uiuc.edu./SCD/straka/PerfAnalysis/Apps/contrib.html.
- 17. Wallcraft, A. "Performance of the NRL Layered Ocean Model on Existing HPC Platforms." Published electronically at http://www.nrl.navy.mil/CCS/help/origin, 1997.
- 18. Gropp, W. D., D. K. Kaushik, D. E. Keyes, and B. F. Smith. "Performance Modeling and Tuning of an Unstructured Mesh CFD Application." Published in the proceedings for SC2000 and electronically at http://www.sc2000.org, 2000.
- 19. Brunner, R. K., J. C. Phillips, and L. V. Kalé. "Scalable Molecular Dynamics for Large Biomolecular Systems." Published in the proceedings for SC2000 and electronically at http://sc2000.org, 2000.
- 20. Drake, J. B., S. Hammond, R. James, and P. H. Worley. "Performance Tuning and Evaluation of a Parallel Community Climate Model." Published in the proceedings for SC99 and electronically at http://www.supercomp.org/sc99, 1999.
- 21. Carey, G. F., Dr. C. Harle, Dr. R. Mclay, and S. Swift. "MPP Solution of Rayleigh Benard Marangoni Flows." Published in the proceedings for SC97 and electronically at http://www.supercomp.org/sc97, 1997.
- 22. Wissink, A. M., and R. L. Meakin. "On Parallel Implementations of Dynamic Overset Grid Methods." Published in the proceedings for SC97 and electronically at http://www.supercomp.org/sc97, 1997.
- 23. Bashor, J. "NERSC Is Partner in Winning Supercomputing's Top Prize." Published electronically at http://www.nersc.gov, 1998.
- 24. Wallcraft, A. J. "Early Experience on NAVO's 2 TFLOPS Winterhawk II." Published in the electronic proceedings for SCICOMP 2000 at http://www.spscicomp.org/2000/presentations/Wallcraft, 2000.

- 25. Bettge, T., A. Craig, R. James, W. G. Strand, Jr., and V. Wayland. "Performance of the Parallel Climate Model on the SGI Origin 2000 and the Cray T3E." Published in the proceedings for the 41st Cray User Group Conference, Minneapolis, MN, 1999.
- 26. Pressel, D. M., J. Sahu, and K. R. Heavey. "Using Loop-Level Parallelism to Parallelize Vectorizable Programs." Published in the conference proceedings for High-Level Parallel Programming Models and Supportive Environments 6th International Workshop, HIPS 2001, San Francisco, CA, April 2001, Frank Mueller (Ed.), published by Springer as LNCS 2026.
- 27. Behr, M., D. M. Pressel, and W. B. Sturek Sr. "Comments on CFD Code Performing on Scalable Architectures." Computer Models in Applied Mechanics and Engineering, vol. 190, pp. 263-277, 2000.
- 28. Wallcraft, A. J. "Ocean Modeling on 1152 Cray T3E Processors." Published in the conference proceedings for the DOD High Performance Computing Modernizations Program 1999 Users Group Conference and electronically at http://www.hpmco.hpc.mil/Htdocs/UGS/UGC99/agenda.html.
- 29. Rood, E. P. "Complementary RANS and LES Computations for DDG-51 and Transition to DD-21 Acquisition." Published in the conference proceedings for the DOD High Performance Computing Modernization Program 1999 Users Group Conference and electronically at http://www.hpcmo.hpc.mil/Htdocs/UGS/UGC99/agenda.html.
- 30. Purtell, L. P. "Unsteady Hydrodynamics of the Maneuvering Submarine." Published in the conference proceedings for the DOD High Performance Computing Modernization Program 1999 Users Group Conference and electronically at http://www.hpmco.hpc.mil/Htdocs/UGS/UGC99/agenda.html.
- 31. "Parallel MM5 benchmarks, January-August 2000." Published electronically at http://box.mmm.ucar.edu/mm5/mpp/helpdesk/20000106.html.
- 32. Schraml, S. Personal communication. U.S. Army Research Laboratory, Aberdeen Proving Ground, MD, 2000–2001.
- 33. Taft, J. R. "Achieving 60 **GFLOPS** on the Production CFD Code Overflow-MLP." Unpublished presentation from WOMPAT 2000 Workshop on OpenMP Applications and Tools, San Diego, CA, 2000.
- 34. Roush, W. "256-processor SGI Origin 2000 System Announced at SC98." Published electronically in the January–February 1999 issue of *NASnews* at http://www.nar/nasa.gov/Pubs/NASnews/1999/01/o2ksidebar.html.
- 35. Moore, S. Personal communication. "Unpublished Results," University of Tennessee, Knoxville, TN, 2001.

- 36. Snavely, A. Personal communication. "Unpublished Results," San Diego Supercomputer Center, University of California, San Diego, CA, 2001.
- 37. Patel, J. "ParkBench and EuroBen Benchmarks on the AlphaServerSC." June 2000.
- 38. "SGI Origin 3000 Series Performance Report 1.0." Published electronically at http://www.sgi.com/developers/library/index.html. 20 September 2000.
- 39. Worley, P. "Evaluation of Early Systems." Published electronically at http://www.epm.ornl.gov/~worley/talks/ORNL-EES.SC2000, 2000.
- 40. Worley, P. "Kernel and Application Code Performance for a Spectral Atmospheric Global Circulation model on the Cray T3E and IBM SP." Presented at the NERSC Users' Group Meeting, Oak Ridge, TN, 6 June 2000 and published electronically at http://www.epm.ornl.gov/~worley/talks/ORNL-EES.SC2000, 2000.
- 41. Saito, T., A. Abe, and K. Takayama. "Benchmark of Parallelization Methods for Unstructured Shock Capturing Code." Proceedings of the 15th International Parallel and Distributed Processing Symposium (IPDPS 2001), San Francisco, CA, 23–27 April 2001.
- 42. Andersson, U., and G. Ledfelt. "A Billion Cells FD-TD Simulation of a Lightning Striking an Aircraft." Published electronically at http://www.nada.kth.se/~ledfelt/CEM/SC98/sc98.html, 1998.
- 43. Porter, D. H., P. R. Woodward, S. E. Anderson, K.-H. Winkler, and S. W. Hodson. "Numerical Simulation of Compressible Turbulence." Published electronically at http://www.lcse.umn.edu/research/lanlrun, 1997.
- 44. Shang, J. S., M. Wagner, Y. Pan, D. C. Blake, and C. J. Suchyta. "Strategies for Solving Time-Dependent Maxwell Equations on Multicomputers." Published electronically at http://www.hcpmo.hpc.mil/Htdocs/UGC/UGC98/papers/6a/index.htm.
- 45. Anderson, W. K., W. D. Gropp, D. K. Kaushik, D. E. Keyes, and B. F. Smith. "Achieving High Sustained Performance in an Unstructured Mesh CFD Application." Published electronically at http://www.llnl.gov/CASC/pubs/finalbell.pdf.
- 46. "SGI and ESI Power BMW for Faster Designs and Greater Safety." Published electronically at http://www.sgi.com/newsroom/press_releases/2000/october/bmw.html. 2000.
- 47. "T. J. Watson Research Center: Optimization Libraries." Published electronically at http://www.research.ibm.com/actc/Opt_Lib/Topic_OptLibraries.html. 2000.

- 48. Gupta, A., M. Joshi, and V. Kumar. "WSMP: A High-Performance Sharedand Distributed-Memory Parallel Sparse Linear Equation Solver." IBM Research Report RC22038 (98932), 20 April 2001.
- 49. "Proven Performance." Published electronically at http://209.238.152.199 /Clusterweb. 2000.
- 50. Briley, R., L. K. Taylor, and D. L. Whitfield. "Scalable Flow Simulations With Rotating Components." Spring 2001 NAVO MSRC Navigator, NAVAL Oceanographic Office Major Shared Resource Center, Stennis Space Center, MS, 2001.
- 51. Karniadakis, G. E. "Parallel Simulations of Flow-Structure Interactions." Published electronically at http://www.hpcmo.hpc.mil/Htdocs/Challenge/FY99/18.html.
- 52. Abate, J., P. Wang, and K. Sepehrnoori. "Parallel Compositional Reservoir Simulation on a Cluster of PCs." Published electronically at http://topeka.cpge.utexas.edu/papers/Cluster/Cluster.html.
- 53. Grimshaw, A. "Legion, Grids, and Clusters—the Future of High-Performance Computing." Presented at WGCC2000 in Tsukuba, Japan, published electronically at http://pdplab.trc.iwcp.or.jp.pdperf/wgcc-pdf/grimshaw.pdf.
- 54. Modi, A. "Unsteady Sparated Flow Simulations Using a Cluster of Workstations." Published electronically at http://bart.aero.psu.edu/thesis/thesis.pdf.
- 55. "FY00 Alliance Partnership Program Plan." Published electronically at http://archive.ncsa.uiuc.edu/people/jsheehan/brp/FY00.pdf.

Glossary

ARL U.S. Army Research Laboratory CFD Computational Fluid Dynamics **CTA** Computational Technology Area DC Distributed Center Department of Defense DOD **FFT Fast Fourier Transform GFLOPS** Billion Floating Point Operations per Second **High Performance Computing HPC** High Performance Computing Modernization Program **HPCMP MFLOPS** Million Floating Point Operations per Second MIMD Multiple Instruction Multiple Data Massively Parallel Processor **MPP MSRC** Major Shared Resource Center Numerical Aerospace Simulation Systems Division of NASA Ames NAS Research Center **NASA** National Aeronautics and Space Administration **NAS Parallel Benchmarks NPB SMP** Symmetric Multiprocessor

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188		
Dublic and the hunder for this collection of inform	rmation is estimated to average 1 hour per response in	ncluding the time for reviewing instruct	ions, searchi	ng existing data sources,	
gathering and maintaining the data needed, and co	completing and reviewing the collection of information.	. Send comments regarding this burder Services. Directorate for information Or	n estimate or perations and	Reports, 1215 Jefferson	
Davis Highway, Suite 1204, Arlington, VA 22202-43	302, and to the Office of Management and Budget, Pap	serwork Reduction Project(0704-0188), \ 3. REPORT TYPE AND D	wasnington,	DC 20303.	
1. AGENCY USE ONLY (Leave blank)	September 2002	Final, June 2000 – A			
4. TITLE AND SUBTITLE	September 2002			DING NUMBERS	
Benchmarking the Benchmarks		i	665803.731		
6. AUTHOR(S)					
Daniel M. Pressel and Jelani Clay*					
- DEDGODANIA ODCANIZATION NA	AMP(O) AND ADDDESS(ES)		A PERFO	RMING ORGANIZATION	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) U.S. Army Research Laboratory				RT NUMBER	
ATTN: AMSRL-CI-HC			ARL-TI	R-2805	
Aberdeen Proving Ground, MD 21005-5067					
,					
9. SPONSORING/MONITORING AGENCY NAMES(S) AND ADDRESS(ES)				SORING/MONITORING CY REPORT NUMBER	
		I	AGENOTIVET ON HOMBEN		
		1			
11. SUPPLEMENTARY NOTES					
	te Student at Prairie View A & M	M University, Prairie Vi	ew, TX	77446-0397	
Student Intern, Ones-Braun-	to Diagoni at 2 august 1 august 1	- C	,		
12a. DISTRIBUTION/AVAILABILITY S	STATEMENT		12b. DISTRIBUTION CODE		
Approved for public release; of	distribution is unninced.				
		1			
13. ABSTRACT(Maximum 200 words	5)				
Benchmarks can be useful in estimating the performance of a computer system when it is not possible or practical to test					
out the new system with an actual workload. In the field of high performance computing, some common benchmarks are					
the various versions of Linpack, the various versions of the Numerical Aerospace Simulation Systems Division of					
NASA Ames Research Center	er (NAS) benchmarks, and the ST	TREAMS benchmark,	as well	as older and less frequently	
referenced benchmarks such a	as the Livermore Loops. There a	are also those who reco	mmend	estimating the performance	
based solely on the peak sp	peed of the computer systems.	Unfortunately, the per	r proces	ssor levels of performance	
measured using these benchma	narks can vary by 1 to 2 orders of	f magnitude for the sam	e systen	n. Therefore, one has to ask,	
which benchmark(s) should w	we be looking at? This report atte	empts to answer that qu	uestion [by comparing the measured	
performance for a variety of	real world codes to the measur	red performance of the	standar	rd benchmarks when run of	
systems of interest to the Dep	partment of Defense (DOD) High	Performance Computing	ng Mode	ernization Program.	
`					
Į					
14. SUBJECT TERMS				15. NUMBER OF PAGES	
benchmarking, high performance computing				33	
benchmarking, ingli performance companing				16. PRICE CODE	
17. SECURITY CLASSIFICATION	18. SECURITY CLASSIFICATION	19. SECURITY CLASSIFICA	ATION	20. LIMITATION OF ABSTRACT	
OF REPORT	OF THIS PAGE UNCLASSIFIED	OF ABSTRACT UNCLASSIFIE	<u>ر</u>	UL	
UNCLASSIFIED	UNCLASSIFIED	ACTVORITED ONCTVORITED		UL	